[1]
Vivek Kumar Kushwah et al. 2026. Low Power Optimization of Hybrid Logic Full Adder Design using FinFET Technology for High-Speed Arithmetic Circuits. International Journal of Computer Information Systems and Industrial Management Applications. 18, 4s (Jun. 2026), 722–729. DOI:https://doi.org/10.70917/ijcisim-2026-2561.