Rahul Singh Bhadauria et al. 2014. Delay Modelling of On-Chip RC Global VLSI Interconnect for Step Input. International Journal of Computer Information Systems and Industrial Management Applications. 6, (Jan. 2014), 9.