Rohit Mishra; Md Zeeshaan; Sanjay Singh. Two Way Concurrent Buffer System Without Deadlock in Various Time Models Using Timed Automata. IJCISIM 2014, 6, 11.