Vivek Kumar Kushwah; Ashutosh Kumar Singh; Kanika Jindal. Low Power Optimization of Hybrid Logic Full Adder Design Using FinFET Technology for High-Speed Arithmetic Circuits. IJCISIM 2026, 18, 722-729.