Rahul Singh Bhadauria; V. Maheshwari; R. Kar; A.K.Bhattacharjee; D. Manda. Delay Modelling of On-Chip RC Global VLSI Interconnect for Step Input. ijcisim 2014, 6, 9.