Supreetha Rao; Satish Bhairannawar. Optimized Pipelined RISC-V Processor With Data Hazard Detection for Verification of Ethernet Controller . IJCISIM 2026, 18, 1042-1052.