(1)
Vasudeva G.; Bharathi Gururaj; Mruthika N.; Raghavendra Chinmai S.; Sowjanya M. Sharma; Yashwanth S. A Survey of AES-256 and SHA-256 Hardware Architectures on FPGA. IJCISIM 2026, 18, 1480-1489.