Chaya Bhavi; Anuradha M. Sandi; Prashant Bachanna. A Pipelined Fixed-Point FPGA Architecture for Binary Antilogarithmic Computation Using Leading-One Detection and BIST. IJCISIM 2026, 18, 1703-1721.