Supreetha Rao, & Satish Bhairannawar. (2026). Optimized Pipelined RISC-V Processor with Data Hazard Detection for Verification of Ethernet Controller . International Journal of Computer Information Systems and Industrial Management Applications, 18(19s), 1042–1052. https://doi.org/10.70917/ijcisim-2026-4546