RAHUL SINGH BHADAURIA; V. MAHESHWARI; R. KAR; A.K.BHATTACHARJEE; D. MANDA. Delay Modelling of On-Chip RC Global VLSI Interconnect for Step Input. International Journal of Computer Information Systems and Industrial Management Applications, [S. l.], v. 6, p. 9, 2014. Disponível em: https://cspub-ijcisim.org/index.php/ijcisim/article/view/263. Acesso em: 30 sep. 2024.