Rahul Singh Bhadauria (2014) “Delay Modelling of On-Chip RC Global VLSI Interconnect for Step Input”, International Journal of Computer Information Systems and Industrial Management Applications, 6, p. 9. Available at: https://cspub-ijcisim.org/index.php/ijcisim/article/view/263 (Accessed: 30 September 2024).