Vivek Kumar Kushwah, Ashutosh Kumar Singh, and Kanika Jindal, “Low Power Optimization of Hybrid Logic Full Adder Design using FinFET Technology for High-Speed Arithmetic Circuits”, IJCISIM, vol. 18, no. 4s, pp. 722–729, Jun. 2026.