Rahul Singh Bhadauria, V. Maheshwari, R. Kar, A.K.Bhattacharjee, and D. Manda, “Delay Modelling of On-Chip RC Global VLSI Interconnect for Step Input”, ijcisim, vol. 6, p. 9, Jan. 2014.