[1]
Karishma Parween, Deeba Ashique, and Amol Jagdish Shakadwipi, “Pareto-Optimal Power–Delay Co-Optimization of Advanced CMOS Technologies for Next-Generation VLSI Systems Using NSGA-II”, IJCISIM, vol. 18, no. 9s, pp. 1130–1144, Jul. 2026.