Supreetha Rao and Satish Bhairannawar, “Optimized Pipelined RISC-V Processor with Data Hazard Detection for Verification of Ethernet Controller ”, IJCISIM, vol. 18, no. 19s, pp. 1042–1052, Aug. 2026.