[1]
Mahesh Mudavath, Bellam Mounika Aparna, K. Suresh Babu, and Mallika Lollati, “Stage-Aware Approximate Wallace Tree Multiplier for High-Speed and Low-Power VLSI Systems”, IJCISIM, vol. 18, no. 22s, pp. 1079–1090, Sep. 2026.