[1]
Sagar Mallik, “Logic-Correlated Static Timing Analysis”, IJCISIM, vol. 18, no. 22s, pp. 1273–1279, Sep. 2026.