Chaya Bhavi, Anuradha M. Sandi, and Prashant Bachanna, “A Pipelined Fixed-Point FPGA Architecture for Binary Antilogarithmic Computation Using Leading-One Detection and BIST”, IJCISIM, vol. 18, no. 21s, pp. 1703–1721, Aug. 2026.