Rahul Singh Bhadauria, et al. “Delay Modelling of On-Chip RC Global VLSI Interconnect for Step Input”. International Journal of Computer Information Systems and Industrial Management Applications, vol. 6, Jan. 2014, p. 9, https://cspub-ijcisim.org/index.php/ijcisim/article/view/263.