Supreetha Rao, and Satish Bhairannawar. “Optimized Pipelined RISC-V Processor With Data Hazard Detection for Verification of Ethernet Controller ”. International Journal of Computer Information Systems and Industrial Management Applications, vol. 18, no. 19s, Aug. 2026, pp. 1042-5, doi:10.70917/ijcisim-2026-4546.