Chaya Bhavi, et al. “A Pipelined Fixed-Point FPGA Architecture for Binary Antilogarithmic Computation Using Leading-One Detection and BIST”. International Journal of Computer Information Systems and Industrial Management Applications, vol. 18, no. 21s, Aug. 2026, pp. 1703-21, doi:10.70917/ijcisim-2026-5920.