Rahul Singh Bhadauria, V. Maheshwari, R. Kar, A.K.Bhattacharjee, and D. Manda. “Delay Modelling of On-Chip RC Global VLSI Interconnect for Step Input”. International Journal of Computer Information Systems and Industrial Management Applications 6 (January 1, 2014): 9. Accessed September 30, 2024. https://cspub-ijcisim.org/index.php/ijcisim/article/view/263.