Supreetha Rao, and Satish Bhairannawar. “Optimized Pipelined RISC-V Processor With Data Hazard Detection for Verification of Ethernet Controller ”. International Journal of Computer Information Systems and Industrial Management Applications 18, no. 19s (August 24, 2026): 1042–1052. Accessed September 16, 2026. https://cspub-ijcisim.org/index.php/ijcisim/article/view/4546.