Vasudeva G., Bharathi Gururaj, Mruthika N., Raghavendra Chinmai S., Sowjanya M. Sharma, and Yashwanth S. “A Survey of AES-256 and SHA-256 Hardware Architectures on FPGA”. International Journal of Computer Information Systems and Industrial Management Applications 18, no. 16s (August 12, 2026): 1480–1489. Accessed August 15, 2026. https://cspub-ijcisim.org/index.php/ijcisim/article/view/4679.