Vivek Kumar Kushwah, Ashutosh Kumar Singh, Kanika Jindal. Low Power Optimization of Hybrid Logic Full Adder Design using FinFET Technology for High-Speed Arithmetic Circuits. IJCISIM [Internet]. 2026 Jun. 28 [cited 2026 Jul. 2];18(4s):722-9. Available from: https://cspub-ijcisim.org/index.php/ijcisim/article/view/2561