Rahul Singh Bhadauria, V. Maheshwari, R. Kar, A.K.Bhattacharjee, D. Manda. Delay Modelling of On-Chip RC Global VLSI Interconnect for Step Input. ijcisim [Internet]. 2014 Jan. 1 [cited 2024 Sep. 30];6:9. Available from: https://cspub-ijcisim.org/index.php/ijcisim/article/view/263